Note:You are reading this message because your browser either doesn't support cascading style sheet (CSS) standards or is unable to access our CSS files (perhaps a browser setting). The majority of websites now use CSS to dramatically improve page layout. Virtually all recent browsers support CSS, so why not upgrade to view sites how they were intended to be seen?

User Settings
 Worldwide Locations  |  Contact Us

 

MicroMaster only needs 5-10 test points to access the board under test.

Methods of connection to the board under test

MicroMaster e-JTAG Test and Debug Solutions combine both CPU Emulation and JTAG test methods. The connection of the Test Interface POD(s) is determined by which of these test methods is being used, and also the architecture of the board.

CPU Emulation Tests

To carry out CPU Emulation, MicroMaster needs to access the processor's debug port. This access is achieved either via a CPU-dedicated JTAG connection, or via a common JTAG port where the CPU is one of the components in the scan chain. The connection options are:



  1. An on-board JTAG header - many manufacturers include separate on-board JTAG headers for general scan chain and processor-only scan chain. Two types of header are illustrated.
  1. An interposer can be used for socketed processors if no on-board JTAG header is available. This is a small PCB with a built-in JTAG header that fits between the processor and its socket.
  1. A simple fixture with 5-10 probes to contact JTAG lines from the processor. This method is required if methods 1 and 2 are not possible.

JTAG Tests

MicroMaster is able to run JTAG test vector files (SVF format) either in combination with CPU Emulation tests or independently. Access to JTAG scan chains would normally be via one or more on-board headers, or a fixture if headers are not provided.

If the CPU is in the same scan chain as other components, a single Test Interface POD can be used for both CPU Emulation and JTAG test methods. If the CPU scan chain is separate from the main scan chain containing the other components, a second Test Interface POD will be required for fully automated e-JTAG testing.

What is a Processor Debug Interface?

When MicroMaster performs CPU Emulation it accesses the board under test via the processor's debug port. This requires only 5-10 accessible test points - ideal for accessing densely packed boards and minimizing board stress.

The embedded hardware and software debug features of the debug interface were originally provided by processor manufacturers to assist board designers. The debug interface provides access to traditional processor emulator features such as:

  • Start/Stop Processor
  • Read/Write Memory
  • Read/Write I/O
  • Download and Control Program Execution (incl. Single Step, Breakpoints)

Using these debug port functions a full functional test and diagnostic sequence can be constructed.

HomeBackTopMore