

Disabling Flash Write Protection

This document provides information on disabling flash memory write protection so that the μ Master Flash Programming interface can be used to erase and re-program the memory. There are many methods used by different manufacturers to write protect flash memory, so this document should be used in conjunction with flash memory datasheets and board schematics.

There are two basic types of write protection:

- Circuitry external to the flash
- Write protection within the flash


The first step is to identify what mechanism is being used to protect the flash. The flash datasheet will indicate whether there is a Write Protect pin as well as a Write Enable pin. Locate these pins on the board schematics and follow traces back to identify the controlling mechanism. This could be a CPLD, logic gates, link, etc.

If the controlling device is a CPLD, check whether this is on a bus that will allow the processor to control the relevant I/O pins. If not, there may be some external switches or links for manual switching.

External circuitry


Examples of methods used to write protect flash by external means include:

- Changing the logic level of pins on the flash by writing appropriate values to registers in the flash controller or by switching logic gates. Relevant pins may be Write Protect and/or Write Enable.
- Removable links (jumpers)
- Switching a higher than normal voltage through to specific pins on the flash (e.g. 12 volts).



1. Write Protect controlled by CPLD


Diagram 1. shows a flash device that has both Write Enable and Write Protect pins. Write protection is handled by an I/O port on the CPLD. The logic level of the Write Protect pin is controlled by writing the appropriate values to the CPLD I/O register.



2. Write Protect controlled by link


In Diagram 2 a link manually disables the Write Protect line: WP is pulled low to disable it. In the case of active-low WP#, it would be pulled high to disable protection.

Flash controller
e.g. CPLD or
Southbridge



3. Write Enable controlled by link

In diagram 3, the flash does not have a Write Protect pin. Logic gates are used to allow write protection by means of a link. When the link is open WE# follows Flash_WE so there is no write protection. When the link is closed, WE# is held high, preventing writes.



4. Increased voltage to specific pins

Some flash devices require an increased voltage to be applied to specific pins in order to disable write protection. Diagram 4 shows circuitry that applies a 12V supply to pins on the flash device when the link is closed.

Internal write protection

The various internal methods used to write protect flash memory include:

- Sector locking. This is reversible using the appropriate unlock command sequence. Attempts to program locked sectors will fail. These can be unlocked prior to Flash Programming by writing an appropriate μ Master TSL/1 script. Some flash devices provide a command sequence to temporarily unlock sectors. Device datasheets give all the required command sequences.
- Secured silicon sector protection (one write only is possible, either by the device manufacturer or board manufacturer. These sectors can't be re-written.
- Temporary write protection on all sectors is often automatically applied when voltage levels are not normal, e.g. during board boot. This should not be an issue during μ Master Flash Programming

This is only a sample of some of the methods used to write protect flash devices. Datasheets for both the flash and the board are clearly necessary to find out how to disable the protection.

Contacts for additional information

European Sales and Support:

International Test Technologies,
Larkin House, Oldtown Road,
Letterkenny, County Donegal, Ireland.
Tel: +353 (0)749 188 100
Fax: +353 (0)749 188 128
E-mail: sales@intertesttech.com
Web: www.intertesttech.com

N. American Sales and Support:

International Test Technologies,
2694 21st. Avenue,
San Francisco, CA 94116
Tel: 415 753 5376
Fax: 415 753 3635
E-mail: sales_usa@intertesttech.com

Asian Sales and Support:

Please see our website for contacts in Asia:
http://www.intertesttech.com/ate/company2_asian_dist.htm
E-mail: sales_asia@intertesttech.com

For contact details of our worldwide reps.
please see our website:
http://www.intertesttech.com/ate/company_locations.htm